



# *SEE 3243/4243*

## *ASM System Case Studies*

*Week 13-14*


- *Serial Adder*
- *First-1 Finder*
- *Serial Multiplier*



## *Digital System Design*

- Digital system consists of two parts:
  - *Datapath circuit* – used to store, manipulate, and transfer data.
  - *Control circuit* – controls the operation of the datapath. Usually it's built using an ASM.

# Block diagram of a serial adder






Figure 8.40 State diagram for the serial adder

Present state	Next state				Output $s$			
	$ab = 00$	01	10	11	00	01	10	11
G	G	G	G	H	0	1	1	0
H	G	H	H	H	1	0	0	1

Present state	Next state				Output			
	$ab = 00$	01	10	11	00	01	10	11
$y$	$y+$				$s$			
0	0	0	0	1	0	1	1	0
1	0	1	1	1	1	0	0	1

Figure 8.41 State table for the serial adder




Figure 8.43 Circuit for the adder FSM




Figure 8.44 State diagram for the Moore-type serial adder FSM

Present state	Nextstate				Output <i>s</i>
	<i>ab</i> = 00	01	10	11	
G <sub>0</sub>	G <sub>0</sub>	G <sub>1</sub>	G <sub>1</sub>	H <sub>0</sub>	0
G <sub>1</sub>	G <sub>0</sub>	G <sub>1</sub>	G <sub>1</sub>	H <sub>0</sub>	1
H <sub>0</sub>	G <sub>1</sub>	H <sub>0</sub>	H <sub>0</sub>	H <sub>1</sub>	0
H <sub>1</sub>	G <sub>1</sub>	H <sub>0</sub>	H <sub>0</sub>	H <sub>1</sub>	1

Present state <i>y<sub>2</sub>y<sub>1</sub></i>	Nextstate				Output <i>s</i>
	<i>ab</i> = 00	01	10	11	
00	00	01	01	10	0
01	00	01	01	10	1
10	01	10	10	11	0
11	01	10	10	11	1

Figure 8.45 State table for the Moore-type serial adder FSM






Figure 8.47 Circuit for the Moore-type serial adder FSM






Figure 10.1 A flip-flop with an enable input

## *Pseudo-Code for First-1 Finder*

```
B = 0;
Found = false;
while A ≠ 0 and not found do
    if  $a_0 = 1$  then
        Found = true;
    else
        B = B + 1;
    end if
    Right-Shift A;
End while;
```



# Data path for the bit counter






Figure 10.12 ASM chart for the bit counter control circuit



Figure 10.14 Simulation results for the bit-counting circuit

Decimal	Binary	
13	1 1 0 1	Multiplicand
11	1 0 1 1	Multiplier
<hr/>	<hr/>	
13	1 1 0 1	
13	1 1 0 1	
<hr/>	0 0 0 0	
143	1 1 0 1	
	<hr/>	
	1 0 0 0 1 1 1 1	Product

(a) Manual method

```

P = 0 ;
for i = 0 to n - 1 do
    if bi = 1 then
        P = P + A ;
    endif;
    Left-shift A ;
endfor;

```

(b) Pseudo-code

Figure 10.15 An algorithm for multiplication






Figure 10.16 ASM chart for the multiplier




Figure 10.17 Datapath circuit for the multiplier




Figure 10.18 ASM chart for the multiplier control circuit







Figure 10.20 Simulation results for the multiplier circuit

# More Efficient Version of Multiplication




(a) Pencil-and-paper approach. (b) Add-shift approach.

# Architecture for a binary multiplier



# ASM chart for a binary multiplier.



$$\begin{array}{r}
 15 \\
 9 \overline{) 140} \\
 \underline{9} \phantom{0} \\
 50 \\
 \underline{45} \\
 5
 \end{array}$$

(a) An example using decimal numbers

$$\begin{array}{r}
 \phantom{0000}1111 \quad \leftarrow Q \\
 \phantom{0000}\overline{) 10001100} \quad \leftarrow A \\
 \phantom{0000}\underline{1001} \\
 \phantom{0000}\phantom{0000}10001 \\
 \phantom{0000}\phantom{0000}\underline{1001} \\
 \phantom{0000}\phantom{0000}\phantom{0000}10000 \\
 \phantom{0000}\phantom{0000}\phantom{0000}\underline{1001} \\
 \phantom{0000}\phantom{0000}\phantom{0000}\phantom{0000}1110 \\
 \phantom{0000}\phantom{0000}\phantom{0000}\phantom{0000}\underline{1001} \\
 \phantom{0000}\phantom{0000}\phantom{0000}\phantom{0000}\phantom{0000}101 \quad \leftarrow R
 \end{array}$$

(b) Using binary numbers

```

R = 0;
for i = 0 to n - 1 do
    Left-shift R||A ;
    if R ≥ B then
        qi = 1;
        R = R - B;
    else
        qi = 0;
    endif;
endfor;

```

(c) Pseudo-code

Figure 10.21 An algorithm for division






Figure 10.22 ASM chart for the divider




Figure 10.23 Datapath circuit for the divider






Figure 10.24 ASM chart for the divider control circuit

## *Division of Unsigned Binary Integers*





Clock cycle	R	rr <sub>0</sub>	A/Q
0 Load A, B	0 0 0 0 0 0 0 0	0	1 0 0 0 1 1 0 0
1 Shift left	0 0 0 0 0 0 0 0	1	0 0 0 1 1 0 0 0
2 Shift left, Q <sub>0</sub> ← 0	0 0 0 0 0 0 0 1	0	0 0 1 1 0 0 0 0
3 Shift left, Q <sub>0</sub> ← 0	0 0 0 0 0 0 1 0	0	0 1 1 0 0 0 0 0
4 Shift left, Q <sub>0</sub> ← 0	0 0 0 0 0 1 0 0	0	1 1 0 0 0 0 0 0
5 Subtract, Q <sub>0</sub> ← 1	0 0 0 0 1 0 0 0	1	1 0 0 0 0 0 0 0
6 Subtract, Q <sub>0</sub> ← 1	0 0 0 0 1 0 0 0	0	0 0 0 0 0 0 1 1
7 Subtract, Q <sub>0</sub> ← 1	0 0 0 0 0 1 1 1	0	0 0 0 0 0 1 1 1
8 Subtract, Q <sub>0</sub> ← 1	0 0 0 0 0 1 0 1	0	0 0 0 0 1 1 1 1

Figure 10.25 An example of division using  $n = 8$  clock cycles




Figure 10.26 An example of division using  $n = 8$  clock cycles





Figure 10.29 Simulation results for the divider circuit

```

Sum ← 0;
for i = k - 1 downto 0 do
    Sum ← Sum + Ri;
endfor;
M = Sum / k;
    
```

(a) Pseudo-code



(b) ASM chart

Figure 10.30 An algorithm for finding the mean of  $k$  numbers



Figure 10.31 Datapath circuit for the mean operation



Figure 10.32 ASM chart for the control circuit




Figure 10.33 Schematic of the mean circuit with an SRAM block




Figure 10.34 Simulation results for the mean circuit using SRAM




Figure 10.42 Using tri-state buffers in the datapath circuit




Figure 10.43 Clock enable circuit